# **Signetics**

Products

DESCRIPTION

**Military Application Specific** 

the industry standard 27256.


portable equipment.

FEATURES

# 27C256 256K CMOS UV Erasable PROM $(32K \times 8)$

Product Specification

## **CERDIP PIN CONFIGURATION**



#### CMOS/NMOS microcontroller and microprocessor compatible

- Universal 28- or 32-Pin memory site, 2-line control
- Low power consumption

ming algorithm may be utilized.

- Noise Immunity features
  - ±10% Vcc tolerance
- Maximum latch-up immunity through epitaxial processing
- Fast, reliable intelligent programming
  - 12.5V VPP, HCMOS 11-E
  - compatible


#### **ORDERING INFORMATION**

PACKAGES	ORDER CODE					
•	150ns	200ns	250n#			
28-Pin Ceramic DIP w/Quartz Window	27C256/BXA-15	27C256/BXA-20	27C256/BXA-25			
28-Pin Ceramic DIP w/o Quartz Window1	27C256/BXA-15 OT	27C256/BXA-20 OT	27C256/BXA-25 OT			
32-Pin Rectangular LLCC w/Quartz Window	27C256/BUA-15	27C256/BUA-20	27C256/BUA-25			

F 5 TOP VIEW 13 14

### **PIN NAMES**


IN NAMES	
A <sub>0</sub> - A <sub>14</sub>	Addresses
O <sub>0</sub> - O <sub>7</sub>	Outputs
OE	Output Enable
CE	Chip Enable
GND	Ground
Vpp	Program Voltage
Vcc	Power Supply



LLCC PIN CONFIGURATION

27C256

## **BLOCK DIAGRAM**



## **ABSOLUTE MAXIMUM RATINGS<sup>2</sup>**

SYMBOL	PARAMETER	RATING	UNIT
T <sub>STG</sub> .	Storage temperature range	-65 to +150	0°C
VI, Vo	Voltage on any pin with respect to ground	-2.0 to V <sub>CC</sub> +7V	v
Vi	Voltage on CE Pin with respect to ground	-2.0 to +13.5	v
VPP	Supply voltage with respect to ground during programming	-2.0 to 14.0	· v

## **RECOMMENDED OPERATING CONDITIONS**

SYMBOL	PARAMETER		UNIT		
		Min	Nom	Max	
Vcc	Supply voltage	4.5	5.0	5.5	v
V <sub>H</sub> 3	High-level input voltage	2.0		Vcc + 0.512	٧
V₩3	High-level Input voltage CMOS VPP = VCC	V <sub>CC</sub> - 0.2	·.	Vcc + 0,212	v
Vila	Low-level input voltage VPP = VCC	-0.5 <sup>12</sup>		0.8	V.
V <sub>RL</sub> 3	Low-level input voltage CMOS Vpp = Vcc	-0.212		0.2	٧
юн	High-level output current			-400	μA
lo.	Low-level output current			2.1	mA
Vpp	V <sub>PP</sub> read voltage <sup>8</sup>	Vcc-0.7	·	Vcc	٧.
TA -	Operating temperature range	-55		+125	°C

# 256K CMOS UV Erasable PROM (32K x 8)

# 27C256

SYMBOL	PARAMETER	TEST CONDITIONS		LIMITS		UNIT
	TANAMETEN		Min	Typ <sup>4</sup>	Max	
LIH	Input leakage current	VI = VCC = Max		0.01	+1.0	μA
		V <sub>1</sub> = 0.0V			-1.0	μА
OIH	Output leakage current	VI = VCC = Max		0.01	+1.0	μA
		V <sub>I</sub> = 0.0V			-1.0	μA
CCTTL <sup>6,8</sup>	Operating current TTL inputs	$CE = OE - V_{N_{\rm L}}, V_{PP} = V_{CC} = Max$ $O_0 - O_7 = 0mA$			30	mA
IccCMOS <sup>6,8</sup>	Operating current CMOS inputs	$\overline{CE} = \overline{OE} - V_{H_{*}}, V_{PP} = V_{CC} = Max$ $O_{0} - O_{7} = 0mA$			10	· mA
ISBTTL <sup>8</sup>	Standby current TTL inputs	CE = VIH			2	mA
ISBCMOS <sup>5</sup>	Standby current CMOS inputs	CE = VIH			100	μΑ
<u>ее</u> Ірр <sup>8</sup>	V <sub>PP</sub> read current	Vpp = Vcc = Max	I		200	μA
Vill <sup>9</sup>	Input Low voltage (TTL) Input Low voltage (CMOS)	V <sub>PP</sub> = V <sub>CC</sub>	-0.5 <sup>10</sup> -0.2 <sup>10</sup>	•	0.8 0.2	v v
۷ <sup>۱H</sup> ۵	Input High voltage (TTL) Input High voltage (OMOS)	V <sub>PP</sub> = V <sub>CC</sub>	2.0 V <sub>CC</sub> -0.2		$\frac{V_{CC} + 0.5^{10}}{V_{CC} + 0.2^{10}}$	v v
Vol	Output Low voltage	I <sub>OL</sub> = Max		·	0.45	V
VoH	Output High voltage	I <sub>OH</sub> = Max	2.4			V
los7	Output short-circuit current				-100	mA

## READ OPERATION DC CHARACTERISTICS -55 °C $\leq T_A \leq + 125$ °C, V<sub>CC</sub> = 5V $\pm 10\%$

## CAPACITANCE TA = 25°C, f = 1.0MHz

SYMBOL	PARAMETER	PARAMETER TEST CONDITIONS		UNIT
Ci10	Address/control capacitance	V <sub>I</sub> = 0V	6	pF
Co <sup>10</sup>	Output capacitance	$V_0 = 0V$	12	pF

## READ MODES

	PINS						
MODE	CE	OE	Vpp	OUTPUTS			
	(20)	(22)	(1)	(11-13, 15-19)			
Read	VIL	VaL	V <sub>CC</sub>	D <sub>o</sub>			
Output disable	VIL	VaH	V <sub>CC</sub>	Hi-Z			
Standby	VIH	X	V <sub>CC</sub>	Hi-Z			

#### **READ MODE**

The 27C256 has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable (OE) is the output control and should be used to gate data from the output pins, independent of device selection. Assuming that addresses are stable, the ad-

dress access time (t<sub>ACC</sub>) is equal to the delay from CE to output (t<sub>CE</sub>). Data is available at the outputs after a delay of  $\overline{t_{OE}}$  from the falling edge of OE, assuming that CE has been low and addresses have been stable for at least t<sub>ACC</sub>-t<sub>OE</sub>.


#### STANDBY MODE

The 27C256 has a Standby mode which reduces the maximum CMOS V current to 100µA. The device is placed in the Standby mode when Pin 20 Is in the High state. When in the Standby mode, the outputs are in a high-impedance state, independent of the OE input,

## READ OPERATION - AC CHARACTERISTICS -55 °C <. TA < + 125°C, 4.5V <. V<sub>CC</sub> <. 5.5V<sup>12</sup>

SYMBOL	PARAMETER	27C256-15		27C256-20		27C256-25		UNIT
		Min	Max	Min	Max	Min	Max	
taco	Address to output delay		150		200		250	ns
t <sub>CE</sub>	CE to output delay		150		200	[	250	ńs
toe	OE to output delay		65	[	75		100	กร
top <sup>10</sup>	OE or CE High to output Hi-Z		45	1	55		60	ns.
<sup>t</sup> он <sup>10</sup>	Output hold from addresses, CE or OE change - whichever is first	0		0		0		ns

#### AC TESTING LOAD CIRCUIT



## SYSTEM CONSIDERATIONS

The power switching characteristics of CMOS EPROMs require careful decoupling of the devices. The supply current, I<sub>CC</sub>, has three segments that are of interest to the system designer - the standby current level, the active current level, and the transient current peaks that are produced by the failing and rising edges of Chip Enable. The magnitude of these transient current peaks is dependent on the output capacitive and inductive loading of the devices. The associated transient voltage peaks can be suppressed by complying with Two-Line Control and by properly selected decoupling capacitors.


It is recommended that a 0.1  $\mu$ F ceramic capacitor be used on every device between V<sub>CC</sub> and GND. This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a 4.7  $\mu$ F bulk electrolytic capacitor should be used between V<sub>CC</sub> and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PC board traces.

#### **ERASURE CHARACTERISTICS**

The erasure characteristics of the 27C256 are such that erasure begins to occur upon exposure to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescentlamps have wavelengths in the 3000-4000 Å Range. Data shows that constant exposure to room level fluorescent lighting could erase the typical 27C256 in approximately three years, while it would take approximately one week to cause erasure when exposed to direct sunlight. If the 27C256 is to be exposed to these types of lighting conditions for extended periods of time, opaque labels should be placed over the window to prevent unintentional erasure.

The recommended erasure procedure for the 27C256 is exposure to shortwave ultraviolet light which has a wavelength of 2537 Angstroms (Å). The integrated dose (i.e., UV intensity x exposure time) for erasure should be a minimum of 15Wsec/cm<sup>2</sup>. The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with a 12,000 $\mu$ W/ cm<sup>2</sup> power rating. The 27C256 should be placed within one inch of the lamp tubes during erasure. The maximum integrated dose a 27C256 can be exposed to without damage is 7258W/cm<sup>2</sup> (1 week @ 1200 $\mu$ W/cm<sup>2</sup>). Exposure of these CMCS EPROMs to high intensity UV light for longer periods may cause permanent damage.

#### AC WAVEFORMS



#### PROGRAMMING MODES

	PINS						
MODES	CE (20)	OE (22)	A9 (24)	A <sub>0</sub> (10)	V <sub>PP</sub> (1)	V <sub>CC</sub> (28)	OUTPUTS (11-13, 15-19)
Intelligent programming	VIL	VH	X13	X13	Vpp	6.0V <sup>16</sup>	D <sub>1</sub>
Program verify	VIH	VIL	X <sup>13</sup>	X <sup>13</sup>	VPP	6.0V <sup>16</sup>	D <sub>2</sub>
Program Inhibit	ViH	VH	X13	X13	Vpp	6.0V <sup>16</sup>	Hi-Z
Intelligent identifier-manufacturer <sup>15</sup>	ViL	VIL	V <sub>H</sub> <sup>14</sup>	VIL	Vcc	Vcc	15H
Intelligent identifier <sup>15</sup>	VIL	V <sub>R</sub>	V <sub>H</sub> <sup>14</sup>	VIH	Vcc	Vcc	8CH

## **CMOS NOISE CHARACTERISTICS**

Special epitaphial processing techniques have enabled Signetics to build CMOS with features adding to system reliability. These include Input/Output protection to latch-up. Each of the data and address pins will not latch-up with currents up to 100mA and voltages from -1V to  $V_{CC}$ + 1V.

Additionally, the Vpp (Programming) pin is designed to resist latch-up to the 14V maximum device limit.

## PROGRAMMING

Caution: Exceeding 14.0V on Vpp Pin may permanently damage the 27C256.

Initially, and after each erasure, all bits of the 27C256 are in the "1" state. Data is introduced by selectively programming "0" into the desired bit location. Although only "0" will be programmed, both "1" and "0" can be present in the data word. The only way to change an "0" to a "1" is by ultraviolet light erasure.

The 27C256 is in the programming mode when the V<sub>PP</sub> input is at 12.5V and CE is at TTL-Low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

March 8, 1990

#### INTELLIGENT PROGRAMMING<sup>TM</sup> ALGORITHM

The 27C256 intelligent programming algorithms rapidly program Signetics CMOS EPROMs using an efficient and reliable method particularly suited to the production programming environment. Typical programming times for individual devices are on the order of five minutes. Actual programming times may vary due to differences in programming equipment.

Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. A flow-chart of the 27C256 intelligent program algorithm is shown in Figure 1.

The Intelligent programming algorithm utilizes two different pulse types: Initial and overprogram. The duration of the initial CE pulse(s) is 1ms, which will then be followed by a longer overprogram pulse of length 3Xms. X is a duration counter and is equal to the number of the initial 2ms pulses applied to a particular 27C256 location, before a correct verify occurs. Up to 25 1ms pulses per byte are provided for before the overprogram is applied. The entire sequence of program pulses and byte verifications is performed at  $V_{CC}$  = 6.0V and  $V_{PP}$  = 12.5V.

When the intelligent programming cycle has been completed, all bytes should be compared to the original data with  $V_{CC} = 5.0V$ .

#### **PROGRAM INHIBIT**

Programming of multiple 27C256 EPROMs in parallel with different data is easily accomplished by using the Program Inhibit mode. A high-level CE input inhibits other 27C256 EPROMs from being programmed.


Except for  $\overline{\text{OE}}$  or  $\overline{\text{CE}}$ , all inputs of the parallel 27C256s may be common. A TTL low-level pulse applied to the  $\overline{\text{CE}}$  or ALE/ $\overline{\text{CE}}$  input with Vpp at 12.5V will program the selected 27C256.

#### VERIFY

A verify (read) should be performed on the programmed bits to determine that they have been correctly programmed. The verify is performed with OE at V<sub>IL</sub> and OE at V<sub>IH</sub> and V<sub>PP</sub> at 12.5V. Data should be verified a minimum of T<sub>OEV</sub> after the falling edge of OE.

35


# 256K CMOS UV Erasable PROM (32K x 8)



March 8, 1990

37

# 256K CMOS UV Erasable PROM (32K x 8)



## 27C256

This datasheet has been downloaded from:

www.DatasheetCatalog.com

Datasheets for electronic components.